Piezoelectric actuators are widely used in smart materials for vibration and noise control, precision actuators, etc. [1] . These actuators are largely capacitive and the reactive power applied on them can go to several tens of Watts. Highvoltage, high-power class-D amplifiers [2]- [5] are ideal drivers for such loads, because of their high power efficiency. Preferably, efficiency should be high both at maximum power and at average output power. Obtaining high power efficiency over the full output power range of a class-D amplifier is the main focus of this work. . The three main dissipation sources in the power stage are then: 1) Conduction loss P con caused by the output current I out due to r on switch resistance; 2) Ripple loss P Irip caused by the inductor ripple current I rip due to r on and magnetic core loss of L out ; 3) Switching loss P sw at the V pwm node caused by M HS /M LS having to charge/discharge C p in Fig. 17 .1.1. This can be significant for high V DDP , since the energy stored in C p is proportional to V DDP 2 .
Figure 17.1.1 shows a typical high-voltage class-D power stage, where two identical n-type DMOS FETs are used as both high-side (HS) and low-side (LS) power switches with their gate-driver supply voltage V DD being much lower than V DDP [2] [3] [4] [5] . The three main dissipation sources in the power stage are then: 1) Conduction loss P con caused by the output current I out due to r on switch resistance; 2) Ripple loss P Irip caused by the inductor ripple current I rip due to r on and magnetic core loss of L out ; 3) Switching loss P sw at the V pwm node caused by M HS /M LS having to charge/discharge C p in Fig. 17 .1.1. This can be significant for high V DDP , since the energy stored in C p is proportional to V DDP 2 .
There are two scenarios for P sw , depending on I rip and I out . In the first case, for low I out , the inductor ripple current I rip is large enough for the total inductor current I L =I rip +I out to be bidirectional. Then, when I rip >|I out |+C p V DDP /t d , I L can fully charge and discharge C p during the dead time t d without resorting to M HS /M LS . This is the soft switching case where P sw is eliminated. P Irip is now the main dissipation source, and the switching frequency, f sw , should be high to reduce I rip and thus P Irip . In the second case, when |I out |>I rip , I L is unidirectional and one of the V pwm switching transitions has to be finished by M HS /M LS . This is the hard switching case where P con and P sw are dominant. In this case, the power MOSFET sizing for balanced P con and P sw plays a role, which benefits from choosing a low f sw to reduce P sw . The two cases above have contradicting demands on f sw . Common practice is to set f sw in between as a compromise [3] , but this is not optimal.
Varying f sw can achieve higher efficiency over a larger output power range as in [6] and [7] , but both techniques choose f sw based on output current only. This is suboptimal since the dissipation is highly dependent on both I rip and I out , and there are numerous factors causing I rip variation, apart from external factors like V DDP and L out values. This is especially the case for class-D designs where I rip changes by a factor >5 in the 0.05-0.95 duty cycle (D) range.
We propose to regulate the I rip amplitude such that both P sw and P Irip are minimized by changing f sw based on the V pwm level at the turn-on transition of the power switches. This information is directly related to the dissipation sources and can be used to obtain the optimal f sw , independent of circuit operating conditions affecting I rip . The result is a class-D amplifier with its f sw adapted to achieve minimal dissipation from idle to maximum output power. is not yet at V DDP when M HS turns on, indicating the existence of P sw and that therefore f sw should decrease. By adapting f sw such that either one of the V pwm switching transitions is at the boundary of being lossless while the other is fully lossless, minimization of both P sw and P Irip is achieved. By setting an f sw lower limit, the system naturally shifts to hard switching at high output power, with minimized P sw .
The implementation of the amplifier is shown in Fig. 17.1.3 . In this realization, the amplifier is based on a 1 st -order hysteretic self-oscillating loop. Alternative implementations can also use carrier-based topologies [2] by changing f sw of the triangle carrier, either continuously or through a frequency plan to control the spectral content. An f sw regulation loop is added to the basic amplifier structure by tuning the hysteretic window voltage V tune , which is generated by a charge pump/loop filter (CP/LF) that receives UP/DN 1-shots depending on the timing between the V pwm level and the V HS /V LS rising edges.
The output stage works with a V DDP of 80V, an on-chip regulated 3.3V driver supply and has a 2-step level shifter that can handle supply bounce higher than the internal supply [8] . Figure 17.1.4 (upper part) shows the V pwm level detection circuit. At the beginning of a transition, when V pwm is far (up to 80V) from the supply rail, M LSC /M HSC shield the clamps M LSD /M HSD from V pwm . When V pwm is close to the supply rail, M LSC /M HSC are in the linear region, such that M 1 /M 4 can detect if V pwm is less than a V TH from the supply rail, which is close enough not to cause significant P sw . Control signals V LS_detect /V HS_detect are generated in the output stage with a time shift compared to V LS /V HS such that they only activate M LSC /M HSC for half the switching cycle to prevent cross current flow from the supply. M 4 level shifts to logic levels referred to V SSD . M 1 -M 3 level shift in 2 steps to deal with the large (>3.3V) on-chip PGND bounce. The lower part of Fig.  17.1.4 shows the UP/DN decision logic. The V pwm status is sampled at the rising edge of V HS /V LS . The 1-shot for an f sw increase is activated if both V pwm transitions are finished in time while the 1-shot for an f sw decrease is activated if either transition is not. Since V tune is at 2× the signal frequency f sig (when I out increases in either direction), V tune generation is fully differential for minimal 2 nd -order distortion.
The amplifier is implemented in a 0.14μm SOI BCD process. For power efficiency measurements, a series-connected 23μF + 1.6Ω is used to model the piezoactuator [1] . Because this load is mostly capacitive at f sig , efficiency is defined here as P out /(P out +P d ), where P out is the apparent output power V out,,rms *I out,rms (VA) processed by the amplifier and P d is the total amplifier dissipation. Figure 17 .1.5 shows the measured efficiency of the amplifier for a 500Hz sine wave for three fixed V tune settings and one with f sw -regulation enabled. Figure 17 .1.5 clearly shows that the amplifier can adjust its f sw for best efficiency across the whole output power range. Idle power consumption is 360mW while for the two lower f sw cases it is 440mW and 690mW, achieving a reduction of 18% and 48%. The peak efficiency of the amplifier is 93% while for the two higher f sw cases it is 91% and 89%, achieving a power loss reduction of 19% and 31%. In idle, the adaptive f sw is 500kHz while for 45VA output power, the adaptive f sw is from 200kHz at D=0.5 to 100kHz at D=0.05 or 0.95.
A comparison with other high-voltage, high-power class-D designs is shown in Fig. 17.1.6 . For better comparison, efficiency with a non-capacitive load (12Ω resistor) is also measured. The V pwm -level-based f sw -regulation technique enables this design to achieve peak efficiency better than those reported in Fig. 17.1.6 , while significantly outperforming the other amplifiers at lower output powers. THD+N is 0.015% @ 100Hz, 9VA and 0.94% @ 500Hz, 45VA. For applications that require lower distortion, a higher-order feedback loop can be used. The chip photograph is shown in Fig. 17.1.7 , with the die measuring 3.4×2.5mm
2 . To conclude, this amplifier offers the high peak efficiency of existing class-D designs, keeping heat sinks small, while offering significant energy savings at lower, much more prevalent, output powers. DIGEST 
